


GENERAL DESCRIPTION

This reference design is a complete four output power system designed to power a Xilinx Zynq-7000 All Programmable (AP) SoC and associated DDR3 memory. This design was developed and validated on a customer board by our applications engineering team. The power system provides 1.0V, 1.5V, 0.75V, 1.8V, and 3.3V in 1.5 square inch solution. The order and ramp rates for each supply are programmed to accommodate Zynq-7000 AP SoC sequencing requirements. All power supply operations can be controlled over an I²C interface. Faults, output voltages and currents can also be monitored. Four GPIO signals are available and can be programmed to provide the status of power good signals, enables, and faults. Unused GPIO pins can be programmed for use as I/O expansion. The board is supported by PowerArchitect™ 4.x and connects to the Exar Communications Module (XRP77XXEVB-XCM).

FEATURES


- **Xilinx Zynq-7000 All Programmable SoC Power System**
 - 4 Channel Power System using XRP7714 Programmable Digital PWM Switching Controller
- **Validated in actual end system**
- **I²C Interface**
 - Programming
 - Monitoring
 - Control



ZYNQ-7000 AP SOC POWER SOLUTION

The Zynq-7000 AP SoC power reference design provides 4 output voltages regulated down from a 12V supply. The order and ramp rates for each output are programmed to accommodate Zynq-7000 AP SoC sequencing requirements.

The power system was designed to operate at 650kHz as a good trade-off between space and efficiency.



General


Vin: Operating Max 12.0, UVLO Warn 7.5, UVLO Fault 7.0

Clock: Switching Freq 650kHz, System Clock 41.6MHz / 64

Faults: Over Temp Shutdown (C) 155.0, Over Temp Restart (C) 135.0

Output 1/Channel 1 Configuration

Channel 1 is designed to provide 1V to VCCINT, VCCBRAM and VCCPINT Zynq-7000 AP SoC rails at 5A.



Channel 1

Vin 12.00, Vout 1.00

Phase (deg) Default, Iout 5.00

Tstart (ms) 1.00, Tstop (ms) 10.00


Rise (ms) 13.00, Fall (ms) 8.00

PG delay (s) 0.400, PG % 5.00

Shdn Thresh 0.10, OVP Level 1.300

Output 2/Channel 2 Configuration

Channel 2 provides 1.5V to the DDR3 SDRAM subsystem as well as the DDR3 block inside the Zynq-7000 AP SoC. In addition, it sources the XRP2997 DDR Bus Termination Regulator which provides termination voltage for the DDR3 SDRAM signals. The channel is designed to support a 3A load.



Channel 2

Vin 12.00, Vout 1.50

Phase (deg) Default, Iout 3.00

Tstart (ms) 16.00, Tstop (ms) 1.00


Rise (ms) 13.00, Fall (ms) 8.00

PG delay (s) 0.400, PG % 5.00

Shdn Thresh 0.10, OVP Level 1.800

Output 3/Channel 3 Configuration

Channel 3 is designed to provide 1.8V to VCCAUX and VCCPLL Zynq-7000 AP SoC rails at 1.5A.



Channel 3

Vin 12.00, Vout 1.80

Phase (deg) Default, Iout 1.50

Tstart (ms) 1.00, Tstop (ms) 10.00


Rise (ms) 15.00, Fall (ms) 8.00

PG delay (s) 0.400, PG % 5.00

Shdn Thresh 0.10, OVP Level 2.100

Output 4/Channel 4 Configuration

Channel 4 provides 3.3V to Zynq-7000 AP SoC IO banks (VCCO) and peripherals in the system. It is designed to support a 1.5A load.



Channel 4

Vin 12.00, Vout 3.30

Phase (deg) Default, Iout 1.50

Tstart (ms) 16.00, Tstop (ms) 1.00

Rise (ms) 13.00, Fall (ms) 8.00

PG delay (s) 0.400, PG % 20.00


Shdn Thresh 0.10, OVP Level 3.900

CHANNEL SEQUENCING

The XRP7714 has been programmed to meet the Zynq-7000 AP SoC power up sequencing requirements.


Power-On Sequencing

1. **1.0V** supply with 0.077V/msec ramp rate
2. **1.8V** supply with 0.12V/msec ramp rate
3. **1.5V and 3.3V supplies** - the 1.5V supply with 0.115V/msec ramp rate reaching the target level at the same time as the 3.3V supply with 0.254V/msec ramp rate.



Power-Down Sequencing

1. **1.5V and 3.3V supplies** – the 1.5V supply following 0.1875V/msec ramp down rate; the 3.3V supply following 0.4125V/msec ramp down rate. Both channels regulate down to the shutdown threshold of 100mV before switching stops.
2. **1.0V and 1.8V supplies** – the 1.0V supply following 0.125V/msec ramp down rate; the 1.8V supply following 0.225V/msec ramp down rate. Both channels regulate down to the shutdown threshold of 100mV before switching stops.



ZYNQ-7000 AP SoC POWER ON RESET

XRP7714 will generate a power on reset signal on GPIO3 to the Zynq-7000 AP SoC 400ms after the last rail is in regulation.

I²C INTERFACE

The Zynq-7000 AP SoC power reference design schematic has an I²C interface connector (J1) to connect to the Exar Communications Module (XRP77XXEVB-XCM) to interface with PowerArchitect™ during the development phase and to Zynq-7000 AP SoC I²C port for control and monitoring of the power subsystem in the final product.

For more information how to implement power subsystem control and monitoring via I²C bus refer to ANP-31.

I²C pull-up resistors are not included in this design. The Zynq-7000 AP SoC system board must have these installed if communication between Zynq-7000 AP SoC and XRP7714 is desired.

The pull-up resistors are not required when communicating with the XCM module which has pull-up resistors installed (check jumper settings).



BILL OF MATERIAL

Ref.	Qty	Manufacturer	Part Number	Size	Component
U1	1	EXAR	XRP7714ILB-F	40-TQFN	XRP7714 PWM Step-Down DC/DC Controller
U2	1	EXAR	XRP2997	8-SOIC	2A DDR I/II/III Bus Termination Regulator
Q1,Q2	1	Fairchild	FDMC8200	Power 33	Dual N-Channel PowerTrench MOSFET 30V, 9.5mOhm & 20mOhm
Q3,Q4	3	Fairchild	FDMB3800N	MicroFET 3x1.9	Dual N-Channel PowerTrench MOSFET 30V, 4.8A, 40mOhm
D1,D2,D3,D4	4	Vishay	SD101AWS-V-GS08	SOD323	Small Signal Schottky Diode 60V, 30mA
L1	1	Würth Elektronik	7440650015		Inductor 1.5uH, 16.6mOhm, 9A
L2	1	Würth Elektronik	744774022		Inductor 2.2uH, 20mOhm, 6.5A
L3, L4	2	Würth Elektronik	7447715006		Inductor 6.8uH, 40mOhm, 3A
C1,C8,C18,C23	4	Murata	GRM32ER71E226KE15L	1210	Capacitor Ceramic 22uF, 25V, X7R
C2	1	Murata	GRM32ER60J107ME20L	1210	Capacitor Ceramic 100uF, 6.3V, X5R
C3,C6,C7,C19	4	Murata	GRM21BR71C475KA73	0805	Capacitor Ceramic 4.7uF, 16V, X7R
C4	1	SANYO/Panasonic	EEF-SX0E221R		Capacitor POSCAP, 220uF
C5,C13,C17,C21	4	Murata	GRM188R71H104KA93D	0603	Capacitor Ceramic 0.1uF, 50V, X7R
C9,C11,C12,C16,C20,C22	6	Murata	GRM32ER71A476KE15L	1210	Capacitor Ceramic, 47uF, 10V, X7R
C10	1	SANYO/Panasonic	EEF-SX0G101R		Capacitor POSCAP, 100uF
C14	1	Murata	GRM21BR71H105KA12L	0805	Capacitor Ceramic, 1uF, 50V, X7R
C15,C24	2	Murata	GRM21BR71C225KA12L	0805	Capacitor Ceramic 2.2uF, 16V, X7R
CS1, CS2	2	Murata	GRM188R71H222KA01D	0603	Capacitor Ceramic 2200pF, 50V, X7R
R1,R2,R3,R4,R5,R7,R9	7	Vishay/Dale	CRCW06031R00FKEA	0603	Chip Resistor 1 Ohm, 1%, 1/10W
R6,R8	2	Vishay/Dale	TNPU0603100KBZEN00	0603	Chip Resistor 100K Ohm, 1/10w, 0.1%
R10		Vishay/Dale	CRCW060368K0FKEA	0603	Chip Resistor 68K Ohm, 1/10w, 1%
J1	1	Würth Elektronik	61304011121	HDR1X2	Connector Header 2 Positions 0.1" Vertical Gold

DOCUMENT REVISION HISTORY

Revision	Date	Description
1.0.0	04/09/2013	Initial release of document
1.0.1	05/08/2013	Changed the document name

FOR FURTHER ASSISTANCE

Email:

powertechsupport@exar.com

customersupport@exar.com

Exar Technical Documentation:

<http://www.exar.com/TechDoc/default.aspx?>



EXAR CORPORATION

HEADQUARTERS AND SALES OFFICES

48720 Kato Road

Fremont, CA 94538 – USA

Tel.: +1 (510) 668-7000

Fax: +1 (510) 668-7030

www.exar.com

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.