Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Product List
The differentiating features of the LS1024A are shown in this block diagram. The LS1024AA uses a dual Arm Cortex-A9 running at 1.2 GHz with 32-bit DDR controller, and 256 KB of L2 cache arranged in one cluster. One of the most important features of LS1024A is their Packet Processing Accelerator with a Deep packet processing engine and crypto processing. Also worth noting are the high-speed interfaces with PCIe Gen3, SATA, USB3.0 with PHY and three Gigabit Ethernet interfaces.
PTM Published on: 2018-09-13

